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I. INTRODUCTION

I
N order to step down dv/dt, improve the harmonic performance of the output voltage and current, and also reduce the voltage stress of power switches of inverters used in mediumvoltage and high-power applications, the three-level neutralpoint clamped (NPC) inverter was proposed [1] . However, a particular problem with the NPC compared to traditional twolevel inverters is the fluctuation of the capacitor midpoint voltage or neutral-point potential (NPP) due to influences from the modulation index and the load power factor [2] . Capacitor voltage imbalance may cause failure of the power switches and the series connected dc-link capacitors. In addition low-order harmonics will be created in the output voltage and current, due to low-frequency ripple of the NPP [3] . Therefore, a great deal of research on the NPP fluctuation problem of three-level NPC inverters has been carried out [4] . In medium-voltage induction motor drive systems, the three-level NPC inverter can eliminate NPP fluctuation by using two isolated voltage sources instead of capacitors in series [5] , [6] . In addition, the NPP fluctuation could also be removed through using a front-end converter such as a three-level boost converter or a back to back topology [7] , [8] . These additional converters can be used to inject or extract current into or from the neutral point if necessary [9] . However, with the additional hardware circuits, the volume and cost of the system are increased, while the efficiency and the reliability of the system are reduced. Therefore, improving the modulation performance is a better way to restrain the NPP fluctuation as this removes the need for extra converters [10] - [13] .
There are two main modulation strategies for the three-level NPC inverter, namely space vector pulse width modulation (SVPWM) and carrier-based pulse width modulation (PWM) [14] , [15] . The nearest three vectors (NTV) modulation is one of the common SVPWM methods [16] . It conforms to the principle in which the reference vector is synthesized by the NTV and can prevent overlapping of the level layers in the line to line voltages (analyzed in [17] ), as well as reducing the total harmonic distortion. However, the essence of the NTV modulation method is that a third-order harmonic is injected into the three-phase sinusoidal modulation waves, and its fluctuationsuppression for NPP is limited (this is analyzed in detail in Section III-A). Therefore, the nearest three virtual vectors (NTV 2 ) method was proposed to enhance the capability for fluctuation suppression [18] , [19] . Compared to the NTV method, the NTV 2 method goes against the principle of the synthesized reference vector, and produces overlapping of level layers and as much as 25% more switching actions in every fundamental period. Naturally, the hybridization of the NTV and the NTV 2 methods is a tradeoff between the fluctuation suppression and the fundamental switching number. The proportional index p m , such as p m = 0.5, was used to determine the extent of the alternate action in a fundamental period [20] , but the overlapping of level layers still exists in this proportional hybrid SVPWM strategy in line to line voltages.
The three-level NPC inverter is suitable for electric power plants, municipal water supply systems, etc. It is mainly used in medium-voltage and high-power variable-voltage variable frequency (VVVF) induction motor drive systems [21] , [22] . Therefore, according to the designed voltage-frequency curve, the required speed adjustment of the fan or pump results in the induction motor's variable voltage and power factor, as well as its phase currents [23] . However, the combinations of the variable voltage, power factor, and phase current due to the changed speed of the induction motor may affect the neutralpoint current (namely the NPP) of the NPC inverter. A basic carrier-based PD PWM method with a capacitor-voltage loop is proposed in this paper, in order to solve the problem of the NPP fluctuation, and avoid the disadvantages (more switching actions and overlapping levels of the line to line voltages) of the NTV 2 , the hybridization of the NTV and the NTV 2 methods mentioned above. This proposed method can also reduce the impact of the practical imbalance capacitance of the series connected dc-link capacitors.
Moreover, the VVVF control is adopted for the inverter to supply a three-phase RL load (for the convenience of exactly obtaining the combinations of the variable voltage, power factor, and phase current) in this paper. It thus begins with the theoretical analysis of the NPP fluctuation frequency, amplitude, and equivalent initial phase, based on the basic carrier-based PD PWM method. Then, the NPP fluctuation method with injected thirdharmonic PWM is introduced with its limited ability to suppress the NPP fluctuation, due to the constant initial phase of the injected third-harmonic component. The capacitor-voltage loop with the quasi-PR controller that is presented here can create a variable zero sequence component, i.e., a variable equivalent initial phase, according to the load power factor. Furthermore, the proposed phase pulse width duty cycle disturbance PWM method changes the modulation waves in the presence of NPP, resulting in an efficient suppression of NPP fluctuation, as well as less switching actions, nonoverlapping levels of the line to line voltages, and tolerance to the imbalance capacitance of the series connected dc-link capacitors.
II. BASIC ANALYSIS OF NPP FLUCTUATION
A. Frequency of NPP Fluctuation
The topology of the three-level NPC inverter is shown in Fig. 1 . The capacitance of the dc-link capacitors C cap1 , C cap2 are equal (C 1 = C 2 ), and the dc-link voltage U dc is divided into U cap1 = U cap2 = U dc /2. Point "o" is the neutral point. The basic carrier-based PD PWM method is adopted to control the power switches Q x1 − Q x4 , where x stands for phases a, b, and c.
The NPP U o can be regarded as the voltage across C cap2 as follows:
Given that medium or small vectors cause corresponding NP current during the action time, so C cap1 is charged or discharged, and C cap2 is discharged or charged, under the condition of U cap1 + U cap2 ≡ U dc . The voltage ripple of C cap2 is determined by i n and the action time dt (dt << T , T is the fundamental period), by virtue of the corresponding vector. From  Fig. 1 , it can be seen that the voltage ripple Δu 2 of C cap2 is the difference between U cap2 and U dc /2, namely the NPP fluctuation Δu o is written as
where i cap2 is the instantaneous current flowing into or out of C cap2 , during the vector action time dt; t ecp is defined as the effective charging or discharging time when U cap2 goes from U dc /2 to the peak value. According to Fig. 1 , when medium or small vectors act, the current equation concerning the neutral point "o" can be obtained as follows:
The charging or discharging state of C cap2 is shown in Fig. 2 . This results from the NP current i n when using the basic carrierbased PD PWM method over a fundamental period. In fact, i n is the pulsed NP current, as shown in Fig. 2(e) . Its pulse amplitude corresponds to the instantaneous phase current. In addition, the three-phase sinusoidal modulation waves are divided into six regions I-VI, as depicted in Fig. 2(a) . The phase pulse width duty cycle is defined as the ratio of the positive or negative phase voltage pulse width to the carrier period, as denoted in Fig. 2(b)-(d) . The phase pulse width duty cycle d x can also be defined as the ratio of the modulation wave instantaneous value (−1-1) to the corresponding carrier amplitude (1 or −1), i.e., it can be expressed as
where d x = 0 − 1. According to Fig. 2(e) , it is noted that the pulse NP current i n varies with both the duty cycles and the phase currents. As a result, the average current flowing into the neutral point can be described as 
where m is the modulation index, and 0 ≤ m ≤ 1; ω is the fundamental angular frequency. When the carrier frequency is much greater than the fundamental frequency and the three-level NPC inverter supplies a three-phase symmetrical RL load, the phase currents can be considered as sinusoidal
where "I" is the phase current amplitude, and ϕ is the load power factor angle. Therefore, in terms of (4), each phase pulse width duty cycle in region I (ωt ∈ [0, π/3)) as shown in Fig. 2 (a), can be written as follows:
According to (5), (7), and (8), the average pulse NP current i nI in region I can be obtained as
Likewise, the average pulse NP current in the other five regions can also be deduced, and the current modelī n can be established in a fundamental period ωt ∈ [0, 2π) as follows:
From (10), each of the expressions shows the frequency of "ī n " is twice the fundamental frequency during ωt ∈ [0, 2π). In fact, the actualī n is synthesized by the corresponding part of every expression in terms of the exact range of ωt shown in (10) . As a result, there exists the unique time t I whenī n = 0 during ωt ∈ [0, π/3). Thus, ωt I can be written as
(11) where "mod" is the remainder function. Similarly, the other five expressions ωt II − ωt VI can also be obtained in the other five regions. Consequently, there are six zero crossing points ofī n in a fundamental period according to (10) 
, and (ωt VI , 0) and the frequency ofī n is three times the fundamental one. The dc-link capacitor voltages also fluctuate at three times the fundamental frequency. The simulation results of the neutral-point current and the fluctuating state of the capacitor voltage U cap2 are shown in Fig. 3 , from a MATLAB/Simulink simulation with the simulation condition of m = 1, and cos ϕ = 0.886.
The "phase-a" sinusoidal modulation wave u ref a is shown in Fig. 3(a) , and the pulse NP current i n is depictured in Fig. 3(b) . In terms of (10), the average pulse NP current is shown in Fig. 3 (c), and its amplitude is determined by m, I, and ϕ. Its frequency is three times the fundamental as analyzed above. Moreover, the charging and discharging characteristics for dclink capacitors can be explained more clearly byī n : In region I,ī n (blue curve) is from negative to positive with the zero crossing point (ωt I , 0), where ωt I = 11.95
• is calculated by (11) with cos ϕ = 0.886; whenī n < 0, C cap1 is being discharged, and C cap2 is being charged; whenī n = 0, C cap1 is discharged down to the minimum voltage, and C cap2 is charged up to the maximum; whenī n > 0, C cap1 is being charged, and C cap2 is being discharged. Whenī n (green curve) is in region II, another zero crossing point occurs (ωt II , 0) at ωt II = 71.95
• . At this time, C cap1 is charged up to the maximum voltage, and C cap2 is discharged down to the minimum as shown in Fig. 3(d) . The fluctuation frequency of U cap2 is three times the fundamental as shown above.
B. Amplitude of NPP Fluctuation
According to (2) , (10) clear that the NPP fluctuation is inversely proportional to C 1 and C 2 . It should be noted that the charging or discharging states of C cap1 and C cap2 are opposite from each other, with the condition that U cap1 + U cap2 ≡ U dc . When C 1 , C 2 , ω, m, and ϕ remain unchanged, i cap1 and i cap2 are proportional to i n according to (3) . i cap2 is proportional to I, as well as the amplitude of the NPP fluctuation by virtue of (2); when the fundamental angular frequency ω is decreased from ω 1 to ω 2 , the period ofī n increases, leading to a longer distance between adjacent zero crossing points. Therefore, the effective time t ecp , which is the equivalent time for charging or discharging capacitors from U dc /2 to the maximum or minimum voltage, increases proportionally from t ecp1 to t ecp1 ×ω 1 /ω 2 . t ecp1 is the equivalent charging or discharging time when the fundamental angular frequency is ω 1 . In addition, the amplitude of phase currents remains unchanged. Consequently, the amplitude of the NPP fluctuation is ω 1 /ω 2 times that of the original one, as shown in Fig. 4 , i.e., it is inversely proportional to the fundamental frequency.
In order to clarify the impacts of the modulation index and load power factor on the NPP fluctuation, an analysis of the three-level NPC inverter supplying a three-phase symmetrical RL load is made here. It is assumed that the load power factor is constant cos ϕ = 0.866 (R = 5.89 Ω, L = 10.8 mH, funda- mental frequency f = 50 Hz), while m is set to two conditions namely "0.533" and "1." The other simulation parameters are the same with those used for Fig. 3 . The comparison of fluctuation amplitudes of the capacitor voltages with different modulation indexes is shown in Fig. 5 . The amplitudes ofī n in Fig. 5(a) and In terms of (11) and Fig. 3 , there is a peak ofī n when the phase lags ωt I is π/6. Combining this with (10), the amplitude functionĪ n (ϕ) ofī n can be obtained as follows:
where ϕ ∈ [0, π/2]. According to (12) , the relationship between I n and ϕ is shown in Fig. 7 . It should be noted that the linear relationship betweenĪ n and ϕ is the "cb" line segment, and the nonlinear relationship takes place on the "ba" curve. Moreover, the nonlinear segment "ba" shows that the higher the load power factor is, the lower the influence onī n from ϕ, as shown in Fig. 6 . As a result, the NPP fluctuation amplitude ΔU o is proportional toĪ n = f (ϕ) as shown in Fig. 7 , according to the charging or discharging characteristic of C cap1 and C cap2 as stated above. 
C. Equivalent Initial Phase of NPP Fluctuation
The NPP fluctuation Δu o alternates at triple fundamental frequency and its equivalent initial phase can be considered as 3(ωt + θ), referring to the phase ωt of the sinusoidal modulation wave u ref a = m sin ωt. The phase of Δu o is determined by the load power factor angle ϕ in terms of Fig. 3 and (11) , then the initial phase angle θ can be written as
The relationship between θ and ϕ is shown in Fig. 8 . It is noted that θ decreases from π/6 to zero, according to the increase of ϕ ∈ [0, π/2]. As a result, six zero crossing points of Δu o all cause a right shift from points c 1 -c 6 as shown in Fig. 6(c) to the corresponding ones d 1 -d 6 in Fig. 6(d) . It reveals the substantial change of the initial phase due to the impact of the load power factor. 
III. FLUCTUATION-SUPPRESSION METHOD OF NPP
A. NPP Fluctuation With Injected Third-Harmonic PWM
It is known that the injected third-harmonic (m sin 3 ωt/6) PWM method not only can improve the utilization of the dclink voltage of the three-phase inverter, but does not change the characteristics of line to line voltages [24] . According to (5), (7), (8) , and (10), the injected third harmonic can also cause a corresponding average pulse NP currentī z n shown as (14) at bottom of the page.
As a result, the actual synthesized average pulse NP current i n =ī n +ī • and 240 • respectively. According to (10) and (14), the average pulse NP currents with injected third-harmonic PWM method under the VVVF control mode are shown in Fig. 9 . When m = 1, f = 50 Hz, and cos ϕ = 0.886, the injected average pulse NP currentī 
offset the amplitude of the average pulse NP currentī n by a significant amount. The amplitude of the synthesized average pulse NP currentī n is reduced further as shown in Fig. 9(a) . Nevertheless, the injected average pulse NP currentī z n cannot counteract i n enough when m = 0.533, f = 25 Hz, and cos ϕ = 0.59, the amplitude ofī n is virtually unchanged as shown in Fig. 9(b) . Therefore, it is concluded that the injected third-harmonic component, whose initial phase is constant (i.e., does not change with the modulation index, load current, and power factor), cannot suppress the amplitude of the synthesized average pulse NP currentī n efficiently under VVVF control.
B. Phase Pulse Width Duty Cycle Disturbance PWM Method
In terms of (10) and (14), factors m, I, ϕ, etc., can be considered as disturbance sources in the capacitor-voltage loop (in Section III-C). These factors are directly associated with the RL loads, and their combined effect would influence the amplitude of the synthesized average pulse NP current. Based on the referred basic carrier-based PD PWM method with saddle modulation waves, the phase pulse width duty cycle disturbance PWM method (in "phase-a") is demonstrated in Fig. 10 Fig. 10(a) . Because the disturbance information is transferred to modulation waves by u 3 in real time, samples and calculations for phase currents and load power factors can be omitted completely.
If the VVVF operation condition is below m = 1, I = 7.4 A, cos ϕ = 0.886, and f = 50 Hz, the output u pr of the quasi-PR controller (in Section III.-C) may suffer from overmodulation (in certain parts) according to the capacitor voltage error Δu 12 , which is different from the case in Fig. 10(a) . In order to avoid load current distortion, it is necessary to limit the amplitude of u pr in terms of |u pr + u ref x | ≤ 1 [25] , where x stands for phases a, b, and c. It is also noted that the max (u ref a , u ref b , u ref c ) and min(u ref a , u ref b , u ref c ) stand for the maximum and minimum instantaneous saddle waves in every fundamental period, so u pr can be limited as follows:
According to (15) , the second zero-sequence component u 3 can be obtained from u pr as shown in Fig. 10(b) . Then, the original phase pulse width duty cycle d a is also modified to be d a due to the final modulation wave u ref a . Furthermore, u ref a is clamped at "1" to prevent overmodulation, and this is beneficial to reduce the switching number in each fundamental period, lowering the switching loss of the inverter.
From Fig. 10 , it can be concluded that the disturbance PWM method optimizes the charging and discharging balanced states between C cap1 and C cap2 in terms of the asymmetric modulation wave obtained. 
C. Capacitor-Voltage Loop Control With Quasi-PR Controller
If a different injected harmonic could cause the proper average pulse NP current to make the final actual synthesized average pulse NP current closer to zero, the NPP fluctuation Δu o would be suppressed close to zero. In fact, the voltage difference Δu 12 = U cap1 − U cap2 directly reflects the essence of Δu o . In terms of the basic analysis of the NPP fluctuation in Section II-A-Section II-C, Δu 12 is the alternating component with the triple fundamental frequency, especially as it contains information on the load current amplitude, power factor, etc. Its amplitude, frequency, and equivalent initial phase change with loading. Therefore, Δu 12 could be a second injected zero-sequence component, which can suppress the final synthesized average pulse NP current efficiently. To achieve this, a capacitor-voltage loop control method with a quasi-PR controller is proposed for the suppression of the fluctuation of the NPP as shown in Fig. 11 . In terms of U cap1 + U cap2 ≡ U dc , the capacitor voltages fluctuate in opposite directions, and, therefore, U cap2 would follow U cap1 infinitely according to the feedback mechanism.
The actual second zero-sequence component u 3 can be obtained after Δu 12 is imported into the controller. The transfer function is G 1 (s)
where Δu 12 is also the input error to this controller, and this alternating input error can be constrained effectively by the nonlinear quasi-PR controller [26] . Its transfer function is written as
where k p is the proportional coefficient; k r is the resonant coefficient; ω 0 is the resonant angular frequency; ω c is the cutoff angular frequency, and ω c << ω 0 . The controller parameters have been derived from the model parameters [26] as k p = 0.05, k r = 2, ω c = 2π × (0.02f ), and ω 0 = 2π × (3f ), where f is the fundamental frequency. 
IV. EXPERIMENTAL VERIFICATION AND ANALYSIS
The proposed fluctuation-suppression method of the NPP for the three-level NPC inverter is verified using the experiment platform shown in Fig. 12 . The digital controller is composed of DSP (TMS320F28335) and FPGA (Cyclone EP1C6Q240C8N); the power switches are IGBTs (FGA40N120D) used to form the main circuit of the inverter. The dc-link voltage is supplied by two dc-voltage sources in series for U dc = 100 V. A three-phase adjustable resistor and inductor (RL) were chosen as the load for the inverter. Voltages across dc-link capacitors are measured by voltage sensors. Phase-a modulation wave can be displayed from a DA converter (0.175/V). Finally, the inverter with the three-phase adjustable RL load operates under VVVF control mode, and experimental parameters are listed in Table I .
The experimental results using the basic and proposed control methods are shown in Fig. 13 . The amplitudes of the capacitor voltages U cap1 and U cap2 for the basic control are approximately 10% of U dc /2 as shown in Fig. 13(a) . Under the same conditions, the amplitudes of U cap1 and U cap2 decrease significantly with the proposed control as shown in Fig. 13(b) . Moreover, the proposed method reduces the switching number in a fundamental period by limiting the maximum value of the final modulation wave u ref a as shown in Fig. 13(b) , and there is no overlapping of level layers in the line to line voltage with both methods, comparing with the NTV 2 , the hybridization of the NTV and the NTV 2 methods. When the variable modulation index, fundamental frequency and load power factor decrease following a change in operating setpoint, both m and I decrease. However, the fundamental period increases, and the fluctuation of U cap1 and U cap2 is still larger with the basic carrier-based PD PWM method, approximately 5% of U dc /2 as shown in Fig. 14(a method is modified with the reduced modulation index, fundamental frequency, and load power factor. As a result, the fluctuation of U cap1 and U cap2 is further reduced as shown in Fig. 14(b) .
In order to verify the fundamental period effect on the fluctuation, the fundamental frequency is changed from 50 Hz to a half (25 Hz) , and the inductor is also changed from 10 to 20 mH; m = 1 and the other parameters are kept the same as those used for Fig. 13 . The phase current amplitude and the load power factor remain unchanged. As a result, with the basic carrier-based PD PWM method, U cap1 and U cap2 fluctuate by about 20% of U dc /2 shown in Fig. 15(a) , i.e., twice those in Fig. 13(a) . It is consistent with the analytic result depicted in Fig. 4 . However, the fluctuation of U cap1 and U cap2 is suppressed efficiently as shown in Fig. 15(b) , to about 2% of U dc /2 using the proposed PWM method. Therefore, the NPP fluctuation is almost eliminated by the proposed PWM method.
It is also noted that although the capacitance of the dc-link capacitors is reduced by half, and the other parameters are the same as those used in Fig. 13 , the fluctuation of U cap1 and U cap2 is still suppressed well using the proposed PWM method as shown in Fig. 16 , to about one fifth of that shown in Fig. 13(b) . Thus, it is concluded that the proposed PWM method is beneficial for reducing the capacitance of the dc-link capacitors. Because conventional charge pumps may suffer from current mismatch, a 10% mismatch in one phase of the RL load (R b = R c = 6 Ω, L b = L c = 10 mH, and R a = 6.6 Ω, L a = 11 mH) has also been considered in this paper. Experimental results under this condition are shown using the proposed PWM method in Fig. 17 . Comparing i a with i b , (although the amplitude of i a decreases because of 10% mismatch in phase-a RL load), the final actual synthesized average pulse NP current is still suppressed well through the capacitor-voltage loop. U cap1 and U cap2 have a very little difference to those under the symmetrical three-phase RL load as shown in Fig. 13(b) . Another mismatch that may happen in the three-level NPC inverter is the capacitance imbalance between the dc-link capacitors, and it may result in the failure of the power switches due to the serious unbalanced voltage stress, as well as the distortion of the line to line voltages. In order to demonstrate the ability of fluctuation suppression of the proposed PWM method, the equivalent C 2 is changed from 470 μF (paralleled by two capacitors with capacitance 235) to 235 μF (removing one of the two capacitors). By adjusting the final modulation wave at each switching period, the capacitor voltages U cap1 and U cap2 fluctuate only a little more as shown in Fig. 18 , and the line to line voltage u ab is not influenced significantly. Therefore, the proposed method can tolerate the imbalance capacitance (at least 50%) of the series connected dc-link capacitors, due to the capacitor-voltage loop.
When a symmetric three-phase load step change happens from R = 9 to 4.5 Ω, the experiment results are shown in Fig. 19 . With the proposed method, i a and the fluctuation of U cap1 and U cap2 increase, as shown in Fig. 19(a) and (b) , respectively. However, the final modulation wave u ref a is modified through the capacitor-voltage loop with the quasi-PR controller, and its amplitude also increases properly as shown in Fig. 19(a) , and, therefore, the fluctuation of U cap1 and U cap2 can also be controlled well as shown in Fig. 19(b) .
Under the same conditions, Fig. 19(c) shows the load step change experiment results with the basic carrier-based PD PWM method. It is seen that the fluctuation of U cap1 and U cap2 is still much larger than the one in Fig. 19(b) . After the step change in load resistance, the phase current increases and the load power factor reduces. Comparing Fig. 19(b) with (c), the fluctuation using the proposed method is virtually immune to the disturbance factors, but the basic method is very oscillatory.
V. CONCLUSION
This paper introduces a new method for the suppression of fluctuations in the NPP of a three-level NPC inverter using the capacitor-voltage loop. Due to the constant initial phase of the injected zero sequence, the saddle wave modulation method has a limited capability to suppress the fluctuation of the NPP. The essence of the NPP fluctuation can be revealed by the average pulse NP current: the fluctuation frequency is three times the fundamental; the fluctuation amplitude is mainly determined by the modulation index, the phase current, and the load power factor; the equivalent initial phase of the NPP fluctuation is related to the load power factor.
Reducing the amplitude of the average pulse NP current is an efficient way to suppress the NPP fluctuation. Under VVVF control mode, the controlled variable, which varies with the disturbance factors, (i.e., modulation index, phase current, load power factor, etc.) can be produced properly by a quasi-PR controller in the capacitor-voltage loop. The final three-phase modulation waves are obtained by virtue of the controlled variable. The reduction in amplitude of the average pulse NP current is carried out through the proposed phase pulse width duty cycle disturbance PWM. Experimental results demonstrate that under the VVVF control mode, the proposed method not only suppresses the NPP fluctuation efficiently, but also avoids the overlapping of the level layers in the line to line voltages, reduces the switching actions (in high modulation indices), and tolerates the imbalance capacitance (at least 50%) of the series connected dc-link capacitors. It is suitable for fan and pump applications with the induction motor.
